{'fraction_non_alphanumeric': 0.02787162162162162, 'fraction_numerical': 0.01266891891891892, 'mean_word_length': 4.697115384615385, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Research and Design of a High-Order Differential N-path Filter

In recent years, N-path filters have been widely used in many fields such as RF communication and cognitive radio. In this paper, a high-order differential N-path filter is designed by introducing a series inductor in a traditional first-order N-path filter and cascading it into a high-order. The MOS switch used in the circuit is controlled by an external differential clock. The introduced series inductance resonates with the capacitor, reducing the loss and noise of the filter and extending the tunable range. With external differential clock control, even harmonic interference can be well eliminated during the filtering process. The transfer function of the high-order differential N-path filter is obtained by employing the adjoint network method, and which can greatly simplifies the mathematical derivation of the transfer function. The filter was designed using TSMC 0.18 CMOS process and the simulation results show that under the power supply voltage1.2V, the center frequency of the filter can be adjusted to a wide range of 0.2-3.0GHz, the out-of-band rejection is 23-58dB and the noise Figure is 4.6dB.