{'fraction_non_alphanumeric': 0.02283653846153846, 'fraction_numerical': 0.0, 'mean_word_length': 5.08029197080292, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A new PLL design for clock management applications

We describe a novel Phase-Locked Loop (PLL) design for clock management applications. Such PLLs should operate over a wide range of frequencies, have tight constraints on jitter, power consumption and acquisition time, while being dynamically programmable by software means. In addition to the conventional fine tuning loop, the PLL has a coarse tuning loop to control the operating range by varying the number of delay cells in the voltage controlled oscillator (VCO). As a result, the VCO bandwidth is extended, operation is limited to the linear region and jitter is reduced. Low-power design of the VCO, including length controller is presented. This PLL design also reduces the complexity of dynamic software control by eliminating VCO length adjustment from outside control.