{'fraction_non_alphanumeric': 0.021447721179624665, 'fraction_numerical': 0.012064343163538873, 'mean_word_length': 5.122950819672131, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
SOPC design for implementation of overcurrent relay

Design for implementation of an overcurrent relay as a system on programmable chip (SOPC) is presented. FPGA (field programmable gate arrays) is used for the system on chip (SOC) application to achieve a SOPC for the proposed design. The design is suitable for distribution or sub-transmission networks and can behave as extreme inverse or very inverse type of time overcurrent relay. The proposed relay follows standard inverse-time characteristics according to IEEE standard C37.112-1996. The details of hardware and software used for the design implementation are presented. Performance of the designed relay has been checked; the results from tests performed are also included in the paper