{'fraction_non_alphanumeric': 0.029792746113989636, 'fraction_numerical': 0.0, 'mean_word_length': 5.6068376068376065, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
RIRI scheme: A robust instant-responding ratiochronous interface with zero-latency penalty

GALS combined with Frequency Scaling has become a popular and effective technique in chip power reduction. However, frequency switching penalty and crossing-domain communication may be harmful to the performance of design. This paper proposes a Counter Based Variable Frequency Scaling (CB-VFS) scheme with zero latency for frequency switching. Based on CB-VFS, a Robust Instant-responding Ratiochronous Interface (RIRI) scheme is presented. Synchronous mechanisms are employed to simplify and justify the timing analysis. In particular, it has zero-latency crossing-domain penalty. Simulation results of a synthesizable RIRI scheme based memory system demonstrate its efficiency.