{'fraction_non_alphanumeric': 0.02924634420697413, 'fraction_numerical': 0.015748031496062992, 'mean_word_length': 5.095890410958904, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Integrated NMOS Differential Amplifier

A single-channel integrated differential amplifier has been designed using Negative-channel Metal-Oxide-Semiconductor (NMOS) technology. The main interest is to establish the correct operating point. Following the integrated circuit design flow a schematic circuit is proposed, this is designed from an active voltage divider copies whose reference voltages are 0.25VDD and 0.5VDD whereas VDD = 5 V. The circuit simulation has been realized in Virtuoso considering the level 3 SPICE model, and results show that for proposed dc levels (2.5 V and 1.25 V) the devices work in the saturation region, obtaining a low-frequency gain of 18 dB. Finally, a physical design is realized in Electric VLSI considering specific experiments oriented to Design For Test (DFT) in order to perform the integrated circuit testing using on-wafer measurement equipment.