{'fraction_non_alphanumeric': 0.027194066749072928, 'fraction_numerical': 0.002472187886279357, 'mean_word_length': 5.183206106870229, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An Overview of On-Chip ESD Protection in Modern Deep Sub-Micron CMOS Technology

Electrostatic discharge (ESD) protection is a field with increasing importance in the era of sub-10-nm technology nodes. Device scaling comes at a price of thinner gate dielectrics and metallization layers, leakage currents management issues, device-to-die area ratio efficiency, etc. On the other hand, CMOS technology is steadily gaining traction in mixed-signal and RF applications which impose their own set of requirements. Parasitic capacitance and latch-up immunity are the major concerns for an ESD device used in high-speed circuits. This paper provides an in-dept systematic overview of optimization methods employed to meet the latest parameter requirements created by emerging sub-micron integrated circuits designs.