{'fraction_non_alphanumeric': 0.039097744360902256, 'fraction_numerical': 0.039097744360902256, 'mean_word_length': 4.414634146341464, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 5.8mW Fully Integrated 1.5GHz Synthesizer in 0.13-μm CMOS

This paper describes the design of a low power 1.5GHz fully integrated PLL based frequency synthesizer. The synthesizer includes a conventional tri-state phase frequency detector, a fully differential charge pump, a 2nd-order on-chip loop filter, a voltage-controlled ring oscillator and a programmable divider. The synthesizer is implemented in a 0.13μm CMOS process, consumes 5.8mW of power at a supply voltage of 1.2V, has a phase noise of -82dBc/Hz at 1MHz offset, and has reference spurs lower than -47dBc. The entire synthesizer is designed using current mode logic and occupies an area of 0.34mm2.