{'fraction_non_alphanumeric': 0.011217948717948718, 'fraction_numerical': 0.008012820512820512, 'mean_word_length': 4.8915094339622645, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS?

Intrinsic noise has been predicted as a limit to CMOS scaling. If this is the case, the effect would be more severe at low supply voltages, such as the ones applied in subthreshold digital circuits. In this work the effect of intrinsic noise in subthreshold digital nanoscale CMOS is analysed for the first time. Key issues such as variability and the actual bandwidth of the studied circuits are taken into account. Most of previous works overestimate the impact of intrinsic noise due to the use of simplified models of the MOS transistor. BSIM4 transistor model and PTM model files are used in order to correctly calculate noise RMS voltage at the output node of an inverter, which has not been done before in the subthreshold region. Technology scaling impact is explored by simulating technology nodes from 130 nm down to 16 nm and considering variability down to 32 nm. Simulation results show that variability strongly increases the minimum operating voltage of subthreshold digital nanoscale CMOS and thus making intrinsic noise not a problem, at least down to 32 nm, since commutation voltage maintains high enough to achieve negligible failure rates.