{'fraction_non_alphanumeric': 0.019591836734693877, 'fraction_numerical': 0.005714285714285714, 'mean_word_length': 5.039408866995074, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
The design of Delay Pulse Circuit for Ultrasonic Phased Array System

This paper presents the development of delay pulse circuit with 1ns resolution for both driving ultrasonic array transducers and digital receive beamforming for ultrasonic phased array system. The circuit which can supply pulses with a 1ns time resolution employs the phase shifting with phase locked loop (PLL). In this way, 6 phase clocks with 1ns phase difference are generated, which are used to drive channel counters. Delay pulses of each channel are generated by counter. Based on this circuit, a design of digital receive beamforming with 1ns delay resolution is also presented. The design adopts a phase shifting technique of PLL to generate six clocks with 6ns periods and 1ns phase difference, which are selected as a non-uniform sampling clock to drive the A/D Converters according to the receive focal points. The delay pulse circuit is built with low-cast Field-programmable-gate-array (FPGA) components. By employing the novel architecture, the circuit has been achieved in FPGA. The simulation results are compared with two programmable delay chips and show that the proposed architecture achieves satisfactory performance for pulse delay.