{'fraction_non_alphanumeric': 0.04046858359957402, 'fraction_numerical': 0.002129925452609159, 'mean_word_length': 5.143790849673203, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Complete degradation mapping of stacked gate-all-around Si nanowire transistors considering both intrinsic and extrinsic effects

We assess the degradation of stacked Silicon Gate-All-Around (GAA) Nanowire (NW) nFETs in the full {Vg, Vd} bias space. We perform extensive characterization to separate the intrinsic (i.e. the various degradation modes) from extrinsic effects (i.e., parasitic FETs and source/drain series resistance). The modelling of the degradation includes various channel hot-carrier (CHC) modes as well as PBTI and allows an extrapolation to 10-years lifetime in the full bias space. Moreover, by extraction of the activation energies of each of the degradation modes, and by obtaining the thermal resistance by S-parameter measurements, we compensate for any self-heating-induced acceleration or deceleration during overstress. As a result, we obtain a fully intrinsic nGAA-NWFET lifetime map in the entire bias space.