{'fraction_non_alphanumeric': 0.029042386185243328, 'fraction_numerical': 0.0031397174254317113, 'mean_word_length': 4.821917808219178, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Improved hybrid SET/MOS Digital-Analog and Analog-Digital Converters

Digital and analog signal conversion circuits are important circuits as it can be used in signal processing systems, image processing and communication systems. The most researchers nowadays are interested with how to reduce power dissipation, compact circuit structure, and increase the speed of conversion. This paper present two types of improved hybrid SET/MOS DAC and ADC circuits. The SET/MOS hybrid ADC and DAC circuits have the advantages of the SET circuit and the MOS circuit. The PSPICE Recursion Relation Model (RRM) with four charge states of the SET transistor was used. The improved hybrid n-bit DAC nano-circuits are simulated (for n = 4 and 8) using Orcad Capture PSPICE simulator. The performance of the SET/MOS hybrid n-bit ADC circuits were simulated (for n = 3 and 8). The results show that the proposed improved n-bit DAC and ADC nano-circuits have the advantages of high driving capability and the enhanced swing of the output signal which is better than pure SET ADC and DAC circuits. The improved n-bit DAC nano-circuits have compact circuit structure, higher integration density, high speed, high load drivability, and low-power dissipation compared with the previously reported