{'fraction_non_alphanumeric': 0.024883359253499222, 'fraction_numerical': 0.01088646967340591, 'mean_word_length': 4.551724137931035, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Highly Integrated Decoder For The Set Top Box

A highly integrated set top box decoder has been designed to meet the challenge of reducing cost while increasing functionality. This decoder is intended to be the heart of the DSS set top box. It incorporates a 32bit ARM CPU, a transport demultiplexer, a MPEG-2 video decoder, a MPEG-1 audio decoder, an NTSC/PAL encoder, an on screen display (OSD) controller to mix graphics and video, a host of U0 interfaces, and an extension bus to connect to other peripherals. This paper analyzes the integration of major functions and the consolidation of separate memories into a single 16 Mbits SDRAM.