{'fraction_non_alphanumeric': 0.021415270018621976, 'fraction_numerical': 0.00558659217877095, 'mean_word_length': 5.635802469135802, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Accurate Interleaved Sampling of Repetitive Ultrasonic Waveforms: Two Clock Timing Architecture and its FPGA Implementation

Random interleaved sampling has become a widespread operating mode for digital storage oscilloscopes. Different repetitions of (notionally) the same waveform are recorded at random time shifts, and are interleaved in memory. This procedure requires substantial time, especially if further averaging is required. In this paper, an approach that ensures accurate time shifts is presented for ultrasonic measurements. Operating two independent oscillators with related frequencies forms the accurate shifts. One of these is used to excite an ultrasonic transducer, and the other to clock the analogue to digital converter (ADC). This architecture was implemented using a commercial "off-the-shelf" field programmable gate array (FPGA). An experimental waveform is presented that was sampled at the equivalent sampling frequency of 2160 MHz using an ADC with a clock frequency of 80 MHz. Power dissipation related to different architectures is discussed