{'fraction_non_alphanumeric': 0.022151898734177215, 'fraction_numerical': 0.0031645569620253164, 'mean_word_length': 5.267326732673268, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Tap for Classical HVDC Based on Multilevel Current-Source Inverters

This paper describes an innovative HVDC tap design based on series connections of current-source capacitor-commutated thyristor modules. Besides immunity from commutation failure and autonomous frequency control, the tap has independent active and reactive power control. There is potential of cost reduction because the number of thyristors is reduced by one-third. Switching loss is minimum as the modules switch at 2 pulses per ac cycle. Harmonic elimination by “time shifting and zig-zag transformers” achieves a current total harmonic distortion of about 4%.