{'fraction_non_alphanumeric': 0.031446540880503145, 'fraction_numerical': 0.030548068283917342, 'mean_word_length': 4.57, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A highly-linear modified pseudo-differential current starved delay element with wide tuning range

This paper describes an efficient structure of a pseudo-differential current starved delay element that is used in a four stages delay line targeted for analog/mixed Delay-Locked-Loops. The designed circuit has been simulated in ADS software, using TSMC 0.18 um CMOS process at 1.5V supply voltage. Body feed technique is used to widen applicable range of control voltage. The linearity of circuit is, also, improved compared to the conventional current starved delay elements. Moreover, improving the noise performance is achieved by taking advantage of differential structure. The simulation results indicate that tunable delay range of proposed delay cell is within 0.26–1.6 ns. Sweeping the control voltage from 0 to 1.2 V at 350 MHz, the calculated gain is almost 1.11ns/V. The operation frequency range of the four stages delay line is 180 to 500 MHz. While operating at 350 MHz, the peak-to-peak and rms jitters are 9.5 and 32 ps, respectively, and the maximum power consumption in this frequency is 0.4 mW.