{'fraction_non_alphanumeric': 0.03138622493461203, 'fraction_numerical': 0.022667829119442023, 'mean_word_length': 4.768844221105527, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Highly Integrated Series–Parallel Switched-Capacitor Converter With 12 V Input and Quasi-Resonant Voltage-Mode Regulation

This paper presents an integrated circuit (IC) implementation of a hybrid switched capacitor converter based on a modified series–parallel architecture. The converter operates in a quasi-resonant mode to regulate a nominal 3.7 V output from a 12 V supply. The design uses zero-current detection and nested 1-b regulation to autotune the zero-current switching state, simplify the design of a digital voltage-mode control scheme, and achieve partial zero-voltage switching. The modified architecture is able to operate with single-voltage rated devices without degrading the voltage times current product of the converter. This paper discusses details of level shifting, gate driving, and bootstrapping for an all n-channel powertrain, including a precharge circuit, to facilitate safe startup. The converter IC was designed in 180-nm bulk CMOS with a 5 V option for power devices. It was tested in a flip-chip assembly with a 36 nH 0402 inductor to deliver up to 4.6 W at 87.5% efficiency at a power density of 0.23 W/mm3.