{'fraction_non_alphanumeric': 0.01718213058419244, 'fraction_numerical': 0.009163802978235968, 'mean_word_length': 5.154929577464789, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
VLSI design of analog multiplier in weak inversion region

In Analog application, multipliers plays a vital role. They are used in many fields like artificial neural networks, image processing, modulators etc. In this paper, a low power and low voltage CMOS analog multiplier is presented with performance analysis and design implementation by using Exponential Approximation circuit. In this design, MOSFETS are operating in weak inversion region in order to achieve low power dissipation. Multiplier consists of four such Exponential approximation circuits which is operating at a supply of 0.5V. Results and simulations are carried out by using 180nm technology in Tanner tool. Total power consumption is 598nW. T-Spice simulation and result shows that the proposed structure has very low power consumption which makes it attractive for using in various analog circuits.