{'fraction_non_alphanumeric': 0.014613778705636743, 'fraction_numerical': 0.0, 'mean_word_length': 6.164179104477612, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Analysis of Embedded Package Capacitors for High Performance Components

The ever increasing power requirements of processors and application specific integrated circuits (ASICs) impose stringent requirements on the design of power distribution networks (PDNs). This paper highlights a power analysis methodology and discusses the decoupling requirements of high performance components. The advantages of embedded package capacitors in core and I/O decoupling will be highlighted