{'fraction_non_alphanumeric': 0.02040816326530612, 'fraction_numerical': 0.0, 'mean_word_length': 4.896174863387978, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Concurrently self-testing embedded checkers for ultra-reliable fault-tolerant systems

In this paper it is shown how a self-checking checker can be designed to monitor systems with very few encoded outputs which are code words of an arbitrary separable error detection code. The checker is completely tested in normal operation mode, independent of the number of code words which are to be monitored. If an error has been indicated in normal operation mode the erroneous component of the system can be identified in test mode by the same hardware. A linear feedback shift register (LFSR) is included between the information bits of the outputs of the monitored systems and the inputs of the check-bit generator. A corrector (Cor) adjusts the check bits of the monitored system. The general systematic design method given in this paper is applied to parity codes, duplication codes, arithmetic codes and Berger codes. The approach is useful for the design of ultra-reliable fault-tolerant systems, especially for monitoring systems with very few outputs in normal operation mode.