{'fraction_non_alphanumeric': 0.007894736842105263, 'fraction_numerical': 0.0, 'mean_word_length': 5.0476190476190474, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Assertion Based Design of Timed Finite State Machine

This work is dedicated to assertion-based verification of real time logic control systems that are specified by a state diagram with state looping and implemented by hardware description language. The proposed method is based on the assertion apparatus that is used to describe the temporal nature of the timed FSM properties.