{'fraction_non_alphanumeric': 0.03349282296650718, 'fraction_numerical': 0.001594896331738437, 'mean_word_length': 4.9245283018867925, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Design Methodology of MOS Current Mode Logic Pre-Scaler for ZigBee Applications

Current-mode logic (CML) pre-scalers are extensively used in radio-frequency transceivers and phase-locked loops for its wide division range. This paper presents a methodology for the design of metal-oxide-semiconductor CML (MCML) pre-scaler compliant with the ZigBee standard. A hand calculation based general analysis is presented in this work. A delay element has been introduced in the pre-scaler architecture and the theoretical foundations of the method have been explained. The methodology has been applied to the divide-by-3 pre-scaler.