{'fraction_non_alphanumeric': 0.04645161290322581, 'fraction_numerical': 0.03225806451612903, 'mean_word_length': 4.50354609929078, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 12bit 39ps two-step Time-to-Digital Converter in 40nm CMOS

This paper presents a two-step time-to-digital converter(TDC). Using a proposed self-biased phase-locked loop (PLL) based 64-phase multiphase clock generator as clock source of the phase interpolator, this TDC achieves a fine resolution of 39 ps and is not sensitive to process, voltage and temperature (PVT) variations. A dual-edge counter synchronization circuit is adopted to avoid the synchronization error between the coarse and fine stage of the TDC with low power and a small area. Designed in 40-nm CMOS, the proposed TDC achieves 39-ps resolution, 12-bit dynamic range with 1.1-ns conversion time, 0.2-mW power consumption, a core active area of 0.021 mm2, as shown by the post-layout simulation results.