{'fraction_non_alphanumeric': 0.016159695817490494, 'fraction_numerical': 0.0019011406844106464, 'mean_word_length': 5.58125, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low power implementation of linear phase FIR filters for single multiplier CMOS based DSPs

Recently, a new scheme for the single multiplier implementation of low power digital filters on CMOS-based DSPs was presented. In this paper the scheme is generalised to include linear phase FIR filters (LPFIRs) and its implementation is investigated with two common methods of LPFIR realisation structures. The paper also describes an effective framework which combines layout, timing, and capacitive information, for the evaluation of power consumption for FIR filters. New results are provided which demonstrate up to 85% reduction in overall power consumption. The paper discusses the generalisation of the scheme to LPFIRs and the effects of added overheads, describes the evaluation environment, and provides comprehensive results which show the effectiveness of the scheme as a generic power saving framework for the implementation of FIR filters exploiting coefficient symmetry, where it exists, without the need for specialised realisation structures.