46 [147] A. Pirovano, A. Redaelli, F. Pellizzer, F. Ottogalli, M. Tosi, D. Ielmini, A. L. Lacaita, and R. Bez. Reliabil- ity study of phase–change nonvolatile memories. IEEE Trans. Dev. Mater. Reliability , 4(3):422–427, 2004. [149] Y. F. Lai, J. Feng, B. W. Qiao, Y. F. Cai, Y. Y. Lin, T. A. Tang, B. C. Cai, and B. Chen. Stacked chalco- genide layers used as multi–state storage medium for phase change memory. Applied Physics A , 84(1-2):21– 25, 2006. [150] S. Lee, Y. J. Song, Y. N. Hwang, S. H. Lee, J. H. Park, K. C. Ryoo, S. J. Ahn, C. W. Jeong, J. H. Oh, J. M. Shin, F. Yeung, W. C. Jeong, Y. T. Kim, J. B. Park, K. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Ef- fect of the bottom electrode contact (bec) on the phase transformation of N$_{2}$ doped Ge$_{2}$Sb$_{2}$Te$_{5}$ (N–GST) in a phase–change random access memory. In MRS Proceed- ings , volume 830, page D7.9.1, 2005. [151] F. Rao, Z. T. Song, Y. F. Gong, L. C. Wu, B. Liu, S. L. Feng, and B. M. Chen. Phase change memory cell using tungsten trioxide bottom heating layer. Applied Physics Letters , 92(22):223507, 2008. [152] Y. H. Ha, J. H. Yi, H. Horii, J. H. Park, S. H. Joo, S. O. Park, U.-I. Chung, and J. T. Moon. An edge con- tact type cell for phase change RAM featuring very low power consumption. In Symposium on VLSI Technol- ogy , pages 12B–4, 2003. [153] C. W. Jeong, S. J. Ahn, Y. H. Hwang, Y. J. Song, J. H. Oh, S. Y. Lee, S. H. Lee, K. C. Ryoo, J. H. Park, J. M. Shin, J.-H. Park, F. Yeung, W. C. Jeong, Y. T. Kim and. K. H. Koh, G. T. Jeong, H. S. Jeong, and K. N. Kim. Highly reliable ring type contact scheme for high density pram. In Extended Abstracts of the 2005 International Conference on Solid State Devices and Materials , pages 1048–1049, 2005. [154] M. J. Breitwisch. Phase change random access memory integration. In S. Raoux and M. Wuttig, editors, Phase change materials: science and applications , pages 381– 408. Springer Verlag, New York, 2009. [155] E. A. Joseph, T. D. Happ, S. H. Chen, S. Raoux, C. F. Chen, M. Breitwisch, A. G. Schrott, S. Zaidi, R. Dasaka, B. Yee, Y. Zhu, R. Bergmann, H. L. Lung, and C. Lam. Patterning of N:Ge$_{2}$Sb$_{2}$Te$_{5}$ films and the characteriza- tion of etch induced modification for non–volatile phase change memory applications. In nternational Sympo- sium on VLSI Technology, Systems and Applications , 2008. [156] J. I. Lee, H. Park, S. L. Cho, Y. L. Park, B. J. Bae, J. H. Park, J. S. Park, H. G. An, J. S. Bae, D. H. Ahn, Y. T. Kim, H. Horii, S. A. Song, J. C. Shin, S. O. Park, H. S. Kim, U.-I. Chung, J. T. Moon, and B. I. Ryu. Highly scalable phase change memory with cvd gesbte for sub 50nm generation. In Symposium on VLSI Technology , pages 102–103, 2007. [157] Y.-C. Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and C.-Y. Lu. An access–transistor– free (0t/1r) non–volatile resistance random access mem- ory (rram) using a novel threshold switching, self– rectifying chalcogenide device. In IEDM Technical Di- gest , 2003. [169] B. Gleixner, A. Pirovano, J. Sarkar, F. Ottogalli, E. Tor- torelli, M. Tosi, and R. Bez. Data retention charac- terization of phase–change memory arrays. In Proceed- [168] D. Mantegazza, D. Ielmini, A. Pirovano, A. L. Lacaita, E. Varesi, F. Pellizzer, and R. Bez. Explanation of pro- gramming distributions in phase–change memory arrays based on crystallization time statistics. Solid-State Elec- tronics , 52(4):584–590, 2008. [167] D. Ielmini, S. Lavizzari, D. Sharma, and A. L. La- caita. Temperature acceleration of structural relax- ation in amorphous ge2sb2te5. Applied Physics Letters , 92(19):193511, 2008. [166] S. Braga, A. Cabrini, and G. Torelli. Dependence of re- sistance drift on the amorphous cap size in phase change memory arrays. Applied Physics Letters , 94(9):092112, 2009. [165] I. V. Karpov, M. Mitra, D. Kau, G. Spadini, Y. A. Kryukov, and V. G. Karpov. Fundamental drift of pa- rameters in chalcogenide phase change memory. Journal of Applied Physics , 102(12):124503, 2007. [164] S. Kang, W. Y. Cho, B. H. Cho, K. J. Lee, C. S. Lee, H. R. Oh, B. G. Choi, Q. Wang, H. J. Kim, M. H. Park, Y. H. Ro, S. Kim, C. D. Ha, K. S. Kim, Y. R. Kim, D. E. Kim, C. K. Kwak, H. G. Byun, G. Jeong, H. Jeong, K. Kim, and Y. Shin. A 0.1–mu m 1.8–v 256–mb phase–change random access memory (pram) with 66–mhz synchronous burst–read operation. IEEE J. Solid State Circ. , 42(1):210–218, 2007. [163] H.-R. Oh, B.-H. Cho, W. Y. Cho, S. Kang, B.-G. Choi, H.-J. Kim, K.-S. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G.-T. Jeong, H.-S. Jeong, and K. Kim. Enhanced write performance of a 64mb phase–change random ac- cess memory. In ISSCC Technical Digest , volume paper 2.3, pages 48–50, 2005. [162] F. Bedeschi, R. Fackenthal, C. Resta, E. M. Donze, M. Jagasivamani, E. C. Buda, F. Pellizzer, D. W. Chow, A. Cabrini, G. M. A. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande. A bipolar–selected phase change memory featuring multi– level cell storage. IEEE J. Solid State Circ. , 44(1):217– 227, 2009. [161] H. L. Lung, M. Breitwisch, T. Happ, and C. Lam. Phase–change memory – present and future. In Int. Conf. on Memory Technology and Design, Giens, France, , 2007. [160] S. J. Ahn, Y. J. Song, C. W. Jeong, J. M. Shin, Y. Fai, Y. N. Hwang, S. H. Lee, K. C. Ryoo, S. Y. Lee, J. H. Park, H. Horii, Y. H. Ha, J. H. Yi, B. J. Kuh, G. H. Koh, G. T. Jeong, H. S. Jeong, and K. Kim. Highly manufacturable high density phase change memory of 64mb and beyond. In IEDM Technical Digest , pages 907–910, 2004. [159] Y. N. Hwang, J. S. Hong, S. H. Lee, S. J. Ahn, G. T. Jeong, G. H. Koh, J. H. Oh, H. J. Kim, W. C. Jeong, S. Y. Lee, J. H. Park, K. C. Ryoo, H. Horii, Y. H. Ha, and J. H. Yi. Full integration and reliability eval- uation of phase–change ram based on 0. 24mum–cmos technologies. In Symposium on VLSI Technology , pages 173–174, 2003. [148] H. Horii, J. H. Yi, J. H. Park, Y. H. Ha, I. G. Baek, S. O. Park, Y. N. Hwang, S. H. Lee, Y. T. Kim, K. H. Lee, U. In. Chung, and J. T. Moon. A novel cell technology using n–doped gesbte films for phase change ram. In Symposium on VLSI Technology , pages 177–178, 2003. [158] Y. Zhang, S. B. Kim, J. P. McVittie, H. Jagannathan, J. B. Ratchford, C. E. D. Chidsey, Y. Nishi, and H.-S. P. Wong. An integrated phase change memory cell with ge nanowire diode for cross–point memory. In Symposium on VLSI Technology , pages 98–99, 2007.