{"push_id":1989961455,"size":2,"distinct_size":0,"ref":"refs/heads/master","head":"f0a489a5b254ed0bc96f675c4368f031c9e7e789","before":"790652584864889f89033e1a5167fc732f45758c","commits":[{"sha":"8e2f134d2f3f947de4b60bebc5f6e4c3322a4dcf","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@intel.com"},"message":"[X86] Add NoAVX predicates to the patterns for the legacy encoded PCLMUL and AES instructions.\n\nPreviously we were just relying on pattern order to define precedence. Which works, but isn't the best way.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@313471 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/fuchsia-mirror/third_party-llvm/commits/8e2f134d2f3f947de4b60bebc5f6e4c3322a4dcf"},{"sha":"f0a489a5b254ed0bc96f675c4368f031c9e7e789","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@intel.com"},"message":"[X86] Make PLCMULQDQ instructions commutable during isel to fold loads.\n\nThis adds new patterns and SDNodeXForm to enable the immediate to commuted.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@313472 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/fuchsia-mirror/third_party-llvm/commits/f0a489a5b254ed0bc96f675c4368f031c9e7e789"}]}
{"actor":{"display_login":"jamesr"}}