{"push_id":2128136222,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"f6dff059ff4fd279b2ff3f1072e09d1c8169c71c","before":"2f326c28ff4b4bf6dec6049cbcc01a7e67c2d035","commits":[{"sha":"f6dff059ff4fd279b2ff3f1072e09d1c8169c71c","author":{"name":"Mark Bentley","email":"5e0d326eb8038fc3785e9e91c4167ba0a48f5c84@2ndwatch.com"},"message":"add intput and output connections\n\n- Added InputConnection, OutputConnection, and InvertedOutputConnection\n- Added connection objects to AND, Buffer, and NOT gates","distinct":true,"url":"https://api.github.com/repos/bentlema/digital-logic-sandbox/commits/f6dff059ff4fd279b2ff3f1072e09d1c8169c71c"}]}
{"actor":{"display_login":"bentlema"}}