{"push_id":1786830467,"size":12,"distinct_size":12,"ref":"refs/heads/inout","head":"8208d6213666dd8e89e06bb69a52734398922966","before":"be762efe56e10bd3e7b81b3fba3c9564ac812fc1","commits":[{"sha":"d1e785311bc29a394a66da33e0a610de1468f2a2","author":{"name":"Panos Patros","email":"79acb67eb0f8ed9e76d1e0f7afc94b424392e53f@unb.ca"},"message":"Added random seed parameter for Odin 2 random vector simulation","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/d1e785311bc29a394a66da33e0a610de1468f2a2"},{"sha":"48e0737be18a614f559293e016c7e42c1e567d90","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Fixing ABC segfault by changing CMAKE to define SIZEOF_VOID_P\nhttps://github.com/verilog-to-routing/vtr-verilog-to-routing/issues/78","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/48e0737be18a614f559293e016c7e42c1e567d90"},{"sha":"f962f7dbad8b113a67737387b7da22db37a454ac","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Enabling compilation of libeasygl & usage of graphics in VPR for Windows.\n\nTested on Linux and Windows, for the 2 vtr_reg_basic/basic_timing designs.","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/f962f7dbad8b113a67737387b7da22db37a454ac"},{"sha":"00e7f355d12ca3c255bb1988b27e56d9aa849f72","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Committing cleaned up files for Windows graphics support","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/00e7f355d12ca3c255bb1988b27e56d9aa849f72"},{"sha":"7ab96cce1430e61613b9bc828a8369ee4c7fa58a","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Merging changes","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/7ab96cce1430e61613b9bc828a8369ee4c7fa58a"},{"sha":"ace19daae96fe9fa0da93204d077c8fafa9e5ad1","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Fixing build break for b77, likely due to merging of git changes as this error wasn't seen during initial testing.","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/ace19daae96fe9fa0da93204d077c8fafa9e5ad1"},{"sha":"4039de6c9ebd4da0b468cef211913ecc7dcad8cd","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Minor fix to Odin II sources\n- simulate_blif.c uses \"index\" to find the occurrence of a character in a given string name, changed to use strchr\n- fileno() is not strict ANSI, generated verilog_flex.c file (from *.l) has failures when compiling with c++, fixed by removing call to isatty() (%option never-interactive)","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/4039de6c9ebd4da0b468cef211913ecc7dcad8cd"},{"sha":"105337dbb45d498cb9f574c600eb28cd3a355f28","author":{"name":"wjasmine","email":"018c5ef2239414f5bf4b6707e9a95d4c927b24fb@outlook.com"},"message":"Fix rr graph xml format and output precision issues","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/105337dbb45d498cb9f574c600eb28cd3a355f28"},{"sha":"235a687070d6d48b2eb0806821b6aa6f579b4a20","author":{"name":"ginginsha","email":"21444f3fd6866fcc76f73164259a24fbc0edfcae@hotmail.com"},"message":"Adding support for double buffering to Windows graphics for VPR.\n\nTested manually through VPR GUI.","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/235a687070d6d48b2eb0806821b6aa6f579b4a20"},{"sha":"cea1df84d52e01f78122efa8d6f5c43a30ca1628","author":{"name":"wjasmine","email":"018c5ef2239414f5bf4b6707e9a95d4c927b24fb@outlook.com"},"message":"Fix incorrect wire_to_rr_ipin_switch in rr graph reader. Also add comments in vpr_types","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/cea1df84d52e01f78122efa8d6f5c43a30ca1628"},{"sha":"bdaf9aef8140e3dcd20ef6fbf17a4b01be5e342e","author":{"name":"Mozammal Hossain","email":"bbfeb4eaf71ff1e2e60322bcf1d9565d6b824f01@unb.ca"},"message":"Merge branch 'master' into inout","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/bdaf9aef8140e3dcd20ef6fbf17a4b01be5e342e"},{"sha":"8208d6213666dd8e89e06bb69a52734398922966","author":{"name":"Mozammal Hossain","email":"bbfeb4eaf71ff1e2e60322bcf1d9565d6b824f01@unb.ca"},"message":"update regex","distinct":true,"url":"https://api.github.com/repos/mozammalhossain/vtr-verilog-to-routing/commits/8208d6213666dd8e89e06bb69a52734398922966"}]}
{"actor":{"display_login":"mozammalhossain"}}