{"push_id":1524268981,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"91357b9d0b266ed54a8c872a7dd07428f9fc5580","before":"025b27c8864d4da627971789b0ac121172325711","commits":[{"sha":"91357b9d0b266ed54a8c872a7dd07428f9fc5580","author":{"name":"Antoine Barriere","email":"76dc968af026a8d48cc8da2ded006ae85d7437b7@etu.u-bordeaux.fr"},"message":"Modification architecture","distinct":true,"url":"https://api.github.com/repos/al-barriere/projet-RAM/commits/91357b9d0b266ed54a8c872a7dd07428f9fc5580"}]}
{"actor":{"display_login":"al-barriere"}}