{"push_id":1519268853,"size":3,"distinct_size":3,"ref":"refs/heads/master","head":"f254d08d17a94d4332fb53ee18b8fef2d560a9cb","before":"f5d6c04b1638d006f6d7101b9a8985c690d00dd9","commits":[{"sha":"83e6627f226eb3a0d441d6afc43e71dc4737de87","author":{"name":"Ricardo Barbedo","email":"34457414409610f883f9c0479e4e2d279d0d1d82@barbedo.me"},"message":"6.3.2: Add division circuit design","distinct":true,"url":"https://api.github.com/repos/dBnine/verilog-book/commits/83e6627f226eb3a0d441d6afc43e71dc4737de87"},{"sha":"40e91bcc5dfe30c994cb4e43784f2f3dfaea9dc4","author":{"name":"Ricardo Barbedo","email":"34457414409610f883f9c0479e4e2d279d0d1d82@barbedo.me"},"message":"6.3.2: Add testing circuit design and constraints file","distinct":true,"url":"https://api.github.com/repos/dBnine/verilog-book/commits/40e91bcc5dfe30c994cb4e43784f2f3dfaea9dc4"},{"sha":"f254d08d17a94d4332fb53ee18b8fef2d560a9cb","author":{"name":"Ricardo Barbedo","email":"34457414409610f883f9c0479e4e2d279d0d1d82@barbedo.me"},"message":"6.3.2: Add readme and project script","distinct":true,"url":"https://api.github.com/repos/dBnine/verilog-book/commits/f254d08d17a94d4332fb53ee18b8fef2d560a9cb"}]}
{"actor":{"display_login":"dBnine"}}