{"push_id":1718675067,"size":3,"distinct_size":1,"ref":"refs/heads/scottj/torture-itim","head":"5cc068ebefe79f4ab99007bc42161d2cb6a569a0","before":"3e88b8d2b2de522d29af3f0f685e348979251f79","commits":[{"sha":"e21b74c23251b67481725a53bd98f424c99c1dae","author":{"name":"Andrew Waterman","email":"5df770d10e6581626544a0911376fa4b860f2111@gmail.com"},"message":"Merge pull request #724 from ucb-bar/rvc-speculative\n\nFix RVC/uncacheable instruction memory performance bug","distinct":false,"url":"https://api.github.com/repos/ucb-bar/rocket-chip/commits/e21b74c23251b67481725a53bd98f424c99c1dae"},{"sha":"1f51fb8506c4efe114426d9329ff3eab3919a5a9","author":{"name":"Andrew Waterman","email":"6b7c097d961f68685fc978cf91eeae17be6cbb45@sifive.com"},"message":"Interlock to prevent ITIM hazard when tl.a.valid & tl.d.valid & !tl.d.ready","distinct":false,"url":"https://api.github.com/repos/ucb-bar/rocket-chip/commits/1f51fb8506c4efe114426d9329ff3eab3919a5a9"},{"sha":"5cc068ebefe79f4ab99007bc42161d2cb6a569a0","author":{"name":"Scott Johnson","email":"e62e0a5c977b526ad62024060b0e87e7eb7d095d@sifive.com"},"message":"Merge remote-tracking branch 'origin/fix-itim' into scottj/torture-itim","distinct":true,"url":"https://api.github.com/repos/ucb-bar/rocket-chip/commits/5cc068ebefe79f4ab99007bc42161d2cb6a569a0"}]}
{"actor":{"display_login":"scottj97"}}