title: Verilog module order
body: <p>Is it syntax correct with gate level Verilog file, where the the sub-modules are defined after the owning module or they should be defined before? Does it matter according to Verilog rules?</p>
  
  <p>Regards,</p>