title: What does " ref " mean in systemverilog?
body: <p>I found this in <code>systemverilog</code>:</p>
  
  <pre><code>task automatic xxx(ref xxxpackage bus,input interface ift);
  </code></pre>
  
  <p>I want to know the usage of <code>ref</code>. What is the advantage?</p>