title: downto vs. to in VHDL
body: <p>I'm not sure I understand the difference between 'downto' vs. 'to' in vhdl.</p>
  
  <p>I've seen some online explanations, but I still don't think I understand.  Can anyone lay it out for me?</p>