The assertions do not model circuit activity, but capture and document the designer's intent in the HDL code.
Navedbe ne simuliraju aktivnosti kola, već zauzimaju i dokumentuju nameru dizajnera u HDL kodu.